Acceler8 Talent

Design Verification Engineer

Click Here to Apply

Job Location

San Jose, CA, United States

Job Description

Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader. They are looking for a Principal ASIC Design Verification Engineer who is an expert with PCIe and CXL to help them accelerate AI cloud computing. As a Design Verification Engineer with this company you will work with test bench development using System Verilog and UVM as well as develop comprehensive test plans and cases with functional coverage, assertions, and coverage properties. You will also handle regression setup and debug at both RTL and gate sim levels in collaboration with the design team. Requirements: Possess a minimum of 10 years of experience in Design Verification. Demonstrate extensive expertise in System Verilog, UVM, and verification coverage metrics. Have familiarity with Synopsys PCIe/CXL VIP and Mentor Graphics QVIP. Showcase robust proficiency in PCIe/CXL protocol, encompassing PHY/DLLP/TLP aspects. Exhibit a deep understanding of peripheral protocols like UART, I2C, and SPI Flash. Capable of proficiently scripting in Perl. If you are interested in working on the forefront of interconnect technologies and AI cloud acceleration, please feel free to apply here or reach out directly at Jwhitcombacceler8talent.com

Location: San Jose, CA, US

Posted Date: 1/16/2025
Click Here to Apply
View More Acceler8 Talent Jobs

Contact Information

Contact Human Resources
Acceler8 Talent

Posted

January 16, 2025
UID: 5002865592

AboutJobs.com does not guarantee the validity or accuracy of the job information posted in this database. It is the job seeker's responsibility to independently review all posting companies, contracts and job offers.